#### **Features**

#### PEX 8632 General Features

- o 32-lane, 12-port PCIe Gen2 switch
- Integrated 5.0 GT/s SerDes
- o 27 x 27mm<sup>2</sup>, 676-pin FCBGA package
- o Typical Power: < 5.5 Watts

# PEX 8632 Key Features

## o Standards Compliant

- PCI Express Base Specification, r2.0 (backwards compatible w/ PCIe r1.0a/1.1)
- PCI Power Management Spec, r1.2
- Microsoft Vista Compliant
- Supports Access Control Services
- Dynamic link-width control
- Dynamic SerDes speed control

#### High Performance

- Non-blocking switch fabric
- Full line rate on all ports
- Packet Cut-Thru with 145ns max packet latency (x8 to x8)
- 2KB Max Payload Size
- Read Pacing (bandwidth throttling)
- Dual-Cast

#### o Flexible Configuration

- Ports configurable as x1, x2, x4, x8, x16
- Registers configurable with strapping pins, EEPROM, I<sup>2</sup>C, or host software
- Lane and polarity reversal
- Compatible with PCIe 1.0a PM

#### o Dual-Host & Fail-Over Support

- Configurable Non-Transparent port
- Moveable upstream port
- Crosslink port capability

# o Quality of Service (QoS)

- Eight traffic classes per port
- Weighted round-robin source port arbitration

#### o Reliability, Availability, Serviceability

- 3 Hot Plug Ports with native HP Signals
- All ports hot plug capable thru I<sup>2</sup>C
   (Hot Plug Controller on every port)
- ECRC and Poison bit support
- Data Path parity
- Memory (RAM) Error Correction
- INTA# and FATAL\_ERR# signals
- Advanced Error Reporting
- Port Status bits and GPIO available
- Per port error diagnostics
- Performance Monitoring
  - Per port payload & header counters
- JTAG AC/DC boundary scan



# PEX 8632

# PCIe Gen2, 5.0GT/s 32-lane, 12-port Switch

The *ExpressLane*<sup>TM</sup> PEX 8632 device offers PCI Express switching capability enabling users to add scalable high bandwidth, non-blocking interconnection to a wide variety of applications including **servers**, **storage systems**, **and communications platforms**. The PEX 8632 is well suited for **fan-out**, **aggregation**, **and peer-to-peer** applications.

# **High Performance & Low Packet Latency**

The PEX 8632 architecture supports packet **cut-thru** with a maximum latency of 145ns (x8 to x8). This, combined with large packet memory and non-blocking internal switch architecture, provides full line rate on all ports for performance-hungry applications such as **servers** and **switch fabrics**. The low latency enables applications to achieve high throughput and performance. In addition to low latency, the device supports a **max payload size of 2048 bytes**, enabling the user to achieve even higher throughput.


# **Data Integrity**

The PEX 8632 provides **end-to-end CRC** (ECRC) protection and **Poison bit** support to enable designs that require **end-to-end data integrity**. PLX also supports data path parity and memory (RAM) error correction as packets pass through the switch.

# Flexible Register & Port Configuration

The PEX 8632's 12 ports can be configured to lane widths of x1, x2, x4, x8, or x16. Flexible buffer allocation, along with the device's **flexible packet flow control**, maximizes throughput for applications where more traffic flows in the downstream, rather than upstream, direction. Any port can be designated as the upstream port, which can be changed dynamically. The

PEX 8632 also provides several ways to configure its registers. The device can be configured through strapping pins, I<sup>2</sup>C interface, host software, or an optional serial EEPROM. This allows for easy debug during the development phase, performance monitoring during the operation phase, and driver or software upgrade. Figure 1 shows some of the PEX 8632's common port configurations.



**Figure 1. Common Port Configurations** 

## **Dual-Host & Failover Support**

The PEX 8632 product supports a **Non-Transparent** (NT) **Port**, which enables the implementation of **multihost systems** in communications, storage, and blade server applications. The NT port allows systems to isolate host memory domains by presenting the processor subsystem as an endpoint rather than another

memory system. Base address registers are used to Secondary Host translate addresses; doorbell **CPU CPU** registers are used to send Blade Blade interrupts Non-Transparent between the Port address domains; and I/O scratchpad registers 1/0 (accessible PEX 8632 from both CPUs) allow Figure 2. Non-Transparent Port inter-processor

communication (see Figure 2).

#### **Dual Cast**

The PEX 8632 supports Dual Cast, a feature which allows for the copying of data (e.g. packets) from one ingress port to two egress ports allowing for higher performance in dual-graphics, storage, security, and redundant applications.

## **Read Pacing**

The Read Pacing feature allows users to throttle the amount of read requests being made by downstream devices. When a downstream device requests several long reads back-to-back, the Root Complex gets tied up in serving this downstream port. If this port has a narrow link and is therefore slow in receiving these read packets from the Root Complex, then other downstream ports may become starved – thus, impacting performance. The Read Pacing feature enhances performances by allowing for the adequate servicing of all downstream devices.

#### Hot Plug for High Availability

Hot plug capability allows users to replace hardware modules and perform maintenance without powering down the system. The PEX 8632 hot plug capability feature makes it suitable for **High Availability (HA) applications**. Three downstream ports include a Standard Hot Plug Controller. If the PEX 8632 is used in an application where one or more of its downstream ports connect to PCI Express slots, each port's Hot Plug Controller can be used to manage the hot-plug event of its associated slot. Every port on the PEX 8632 is

equipped with a hot-plug control/status register to support hot-plug capability through external logic via the I<sup>2</sup>C interface.

# **SerDes Power and Signal Management**

The PEX 8632 supports software control of the SerDes outputs to allow optimization of power and signal strength in a system. The PLX SerDes implementation supports four levels of power – off, low, typical, and high. The SerDes block also supports **loop-back modes** and **advanced reporting of error conditions**, which enables efficient management of the entire system.

# Interoperability

The PEX 8632 is designed to be fully compliant with the PCI Express Base Specification r2.0, and is backwards compatible to PCI Express Base Specification r1.1 and r1.0a. Additionally, it supports **auto-negotiation**, **lane reversal**, and **polarity reversal**. Furthermore, the PEX 8632 is designed for Microsoft Vista compliance. All PLX switches undergo thorough interoperability testing in PLX's **Interoperability Lab** and **compliance testing at the PCI-SIG plug-fest.** 

# **Applications & Usage Models**

Suitable for **host-centric** as well as **peer-to-peer traffic patterns**, the PEX 8632 can be configured for a broad range of form factors and applications.

#### **Host Centric Fan-out**

The PEX 8632, with its symmetric or asymmetric lane configuration capability, allows user-specific tuning to a variety of host-centric applications. Figure 3 shows a typical **server-based** design where the root complex provides a PCI Express link that needs to be expanded to a larger number of smaller ports for a variety of I/O functions. In this example, the PEX 8632 has an 8-lane upstream port, and four downstream ports using a combination of x4 and x8 links.




Figure 3. Fan-in/out Usage

# **Backwards Compatibility with PCIe Gen1**

The PEX 8632 enables a PCIe Gen2 native chipset to create PCIe Gen1 (2.5 Gbps) slots and/or communicate with PCIe Gen1 endpoints. The PEX 8632 is backwards compatible with PCIe Gen1 devices and will automatically negotiate down to Gen1 bit-rates (2.5 Gpbs) when connected to a Gen1 endpoint. In Figure 3, the PCIe slots connected to the PEX 8632's downstream ports can be populated with either PCIe Gen1 or PCIe Gen 2 devices. Conversely, the PEX 8632 can be used to create Gen 2 slots on a Gen 1 native Chip Set in the same fashion.




Figure 4. Creating PCle Gen1 Slots

# **Backplane Communication**

The PEX 8632 is also well suited for backplane applications demanding a large number of ports. Figure 5 represents an ATCA or MicroTCA backplane application with two switch fabric blades and multiple AMC blades. In this example, two PEX 8632s provide peer-to-peer data exchange for up to 20 AMC blades connecting to the switch fabric. The PEX 8632 utilizes its NT port to isolate the hosts on the switch fabrics and the remaining 10 downstream ports on each switch are used to fan-out to the 20 AMC blades (or 10 AMC Carrier Modules).




Figure 5. ATCA/MicroTCA Backplane Usage

# **Failover Storage Systems with Dual Cast**

The PEX 8632's Dual Cast feature proves to be very useful in storage systems. In the example shown in Figure 6, the Dual Cast feature enables the PEX 8632 to copy data coming from the host to two downstream ports (see yellow traffic patterns) in one transaction as opposed to having to execute two separate transactions to send data to the redundant chassis. By offloading the task of backing up data onto the secondary system, processor and system performance is enhanced. The PEX 8632's NT port is used to isolate the backup system from the primary system.




Figure 6. Dual Cast in Storage Systems

# **Software Usage Model**

From a system model viewpoint, each PCI Express port is a virtual PCI to PCI bridge device and has its own set of PCI Express configuration registers. It is through the upstream port that the BIOS or host can configure the other ports using standard PCI enumeration. The virtual PCI to PCI bridges within the PEX 8632 are compliant to the PCI and PCI Express system models. The Configuration Space Registers (CSRs) in a virtual primary/secondary PCI to PCI bridge are accessible by type 0 configuration cycles through the virtual primary bus interface (matching bus number, device number, and function number).

# **Interrupt Sources/Events**

The PEX 8632 switch supports the INTx interrupt message type (compatible with PCI 2.3 Interrupt signals) or Message Signaled Interrupts (MSI) when enabled. Interrupts/messages are generated by PEX 8632 for hot plug events, doorbell interrupts, baseline error reporting, and advanced error reporting.

# **Development Tools**

PLX offers hardware and software tools to enable rapid customer design activity. These tools consist of a hardware module (PEX 8632 RDK), hardware documentation (available at <a href="www.plxtech.com">www.plxtech.com</a>), and a Software Development Kit (also available at <a href="www.plxtech.com">www.plxtech.com</a>).

## ExpressLane PEX 8632 RDK

The PEX 8632 RDK is a hardware module containing the PEX 8632 which plugs right into your system. The PEX 8632 RDK can be used to test and validate customer software, or used as an evaluation vehicle for PEX 8632 features and benefits. The PEX 8632 RDK provides everything that a user needs to get their hardware and software development started. For more information, please refer to the PEX 8632 RDK Product Brief.

# Software Development Kit (SDK)

PLX's Software Development Kit is available for download at <a href="www.plxtech.com/sdk">www.plxtech.com/sdk</a>. The software development kit includes drivers, source code, and GUI interfaces to aid in configuring and debugging the PEX 8632. For more information, please refer to the PEX 8632 RDK Product Brief.



PLX Technology, Inc. 870 Maude Ave.

Tel: 1-408-774-9060

Sunnyvale, CA 94085 USA Tel: 1-800-759-3735

Fax: 1-408-774-2169 Email: info@plxtech.com Web Site: www.plxtech.com

# **Product Ordering Information**

Part Number	Description
PEX8632-AA50BC G	32-Lane, 12-Port PCI Express Switch, Pb-Free (27x27mm <sup>2</sup> )
PEX8632-AA RDK	PEX 8632 Rapid Development Kit

Please visit the PLX Web site at http://www.plxtech.com or contact PLX sales at 408-774-9060 for sampling.

© 2007 PLX Technology, Inc. All rights reserved. PLX and the PLX logo are registered trademarks of PLX Technology, Inc. ExpressLane is a trademark of PLX Technology, Inc., which may be registered in some jurisdiction. All other product names that appear in this material are for identification purposes only and are acknowledged to be trademarks or registered trademarks of their respective companies. Information supplied by PLX is believed to be accurate and reliable, but PLX Technology, Inc. assumes no responsibility for any errors that may appear in this material. PLX Technology, Inc. reserves the right, without notice, to make changes in product design or specification.

PEX8632-SIL-PB-P1-0.8 09/07